¥



IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Public	ations/Services Stand	ards Conferences	Careers/Jobs		
IEEE,	Xplore® RELEASE 1.5			elcome It and Trademark Office	
Help FAQ Terms IE	EE Peer Review Quid	k Links	O		» S€
Welcome to IEEE Xplore	Your search matche	ed [0] of [98955	2] documents.		
O- Home O- What Can I Access? O- Log-out	You may refine you a new one the text (sector <and> flash <</and>	box. Then click se	earch Again.	rch expression or ente	=== erinç
Tables of Contents	OR				
O- Journals & Magazines O- Conference	Use your browser's	back button to re	eturn to your origi	nal search page.	
Proceedings O- Standards	Results:				
Search	No documents match	hed your query.			
O- By Author O- Basic O- Advanced					
Member Services					
O- Join IEEE O- Establish IEEE Web Account					
O- Access the IEEE Member Digital Library					
Print Format					

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2003 IEEE - All rights reserved



IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



IEEE,	RELEASE 1.5
Help FAQ Terms IE	©uick Links » Se
Welcome to IEEE Xplore® - Home - What Can I Access? - Log-out Tables of Contents - Journals & Magazines	Your search matched 2 of 989552 documents. A maximum of 2 results are displayed, 15 to a page, sorted by Relevance in descending order. You may refine your search by editing the current search expression or entering a new one the text box. Then click Search Again. (erasable <and> dinor <and> sector <and> flash) <ir again="" conference="CNF" journal="" magazine="JNL" or="" results:="" search="" standard="STD</th"></ir></and></and></and>
Conference Proceedings Search By Author Basic Advanced	1 Memory array architecture and decoding scheme for 3V only sector erasable DINOR flash memory Kobayashi, S.; Nakai, H.; Kunori, Y.; Nakayama, T.; Miyawaki, Y.; Terada, Y.; C. H.; Ajika, N.; Hatanaka, M.; Miyoshi, H.; Yoshihara, T.; VLSI Circuits, 1993. Digest of Technical Papers. 1993 Symposium on , May 19-1993 Page(s): 97 -98
Member Services - Join IEEE - Establish IEEE Web Account - Access the IEEE Member Digital Library - Print Format	[Abstract] [PDF Full-Text (384 KB)] IEEE CNF 2 Memory array architecture and decoding scheme for 3 V only sector erasable DINOR flash memory Kobayashi, S.; Nakai, H.; Kunori, Y.; Nakayama, T.; Miyawaki, Y.; Terada, Y.; (H.; Ajika, N.; Hatanaka, M.; Miyoshi, H.; Yoshihara, T.; Solid-State Circuits, IEEE Journal of , Volume: 29 Issue: 4 , April 1994 Page(s): 454 -460

[Abstract] [PDF Full-Text (640 KB)] **IEEE JNL**

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top

Copyright © 2003 IEEE - All rights reserved



EEE HOME SEARCI	I IEEE SHOP WEB ACCOUNT CONTACT IEEE
Membership Public	ations/Services Standards Conferences Careers/Jobs
IEEE,	Welcome United States Patent and Trademark Office
Help FAQ Terms IE	EE Peer Review Quick Links ♥
Welcome to IEEE Xplores - Home - What Can I Access? - Log-out	Your search matched 8 of 989552 documents. A maximum of 8 results are displayed, 15 to a page, sorted by Relevance in descending order. You may refine your search by editing the current search expression or entering a new one the text box. Then click Search Again.
Tables of Contents	(sector <and> erase <and> flash <and> memory) <ii again<="" search="" th=""></ii></and></and></and>
O- Journals & Magazines	Results: Journal or Magazine = JNL Conference = CNF Standard = STD
Proceedings - Standards	1 A new decoding scheme and erase sequence for 5 V only sector erasi flash memory
Search	Nakayama, T.; Kobayashi, S.; Miyawaki, Y.; Futatsuya, T.; Terada, Y.; Ajika, N Yoshihara, T.;
O- By Author O- Basic	VLSI Circuits, 1992. Digest of Technical Papers., 1992 Symposium on , 4-6 Jun
O- Advanced	Page(s): 22 -23
Member Services	
O- Join IEEE O- Establish IEEE Web Account	[Abstract] [PDF Full-Text (164 KB)] IEEE CNF 2 Memory array architecture and decoding scheme for 3V only sector
O Access the IEEE Member Digital Library	erasable DINOR flash memory Kobayashi, S.; Nakai, H.; Kunori, Y.; Nakayama, T.; Miyawaki, Y.; Terada, Y.; (H.; Ajika, N.; Hatanaka, M.; Miyoshi, H.; Yoshihara, T.;
Print Format	VLSI Circuits, 1993. Digest of Technical Papers. 1993 Symposium on , May 19-1993

[Abstract] [PDF Full-Text (384 KB)] IEEE CNF

Page(s): 97 -98

3 Memory array architecture and decoding scheme for 3 V only sector erasable DINOR flash memory

Kobayashi, S.; Nakai, H.; Kunori, Y.; Nakayama, T.; Miyawaki, Y.; Terada, Y.; (H.; Ajika, N.; Hatanaka, M.; Miyoshi, H.; Yoshihara, T.;

Solid-State Circuits, IEEE Journal of , Volume: 29 Issue: 4 , April 1994 Page(s): 454 -460

[Abstract] [PDF Full-Text (640 KB)] IEEE JNL

4 A 3.42 /spl mu/m/sup 2/ Flash Memory Cell Technology Conformabl **Sector Erase**

Kume, H.; Tanaka, T.; Adachi, T.; Miyamoto, N.; Saeki, S.; Ohji, Y.; Ushiyama, Kobayashi, T.; Nishida, T.; Kawamoto, Y.; Seki, K.;

VLSI Technology, 1991. Digest of Technical Papers., 1991 Symposium on , May 30, 1991

Page(s): 77 -78

[Abstract] [PDF Full-Text (264 KB)] IEEE CNF

5 A novel cell structure suitable for a 3 volt operation, sector erase flas memory

Onoda, H.; Kunori, Y.; Kobayashi, S.; Ohi, M.; Fukumoto, A.; Ajika, N.; Miyosh Electron Devices Meeting, 1992. Technical Digest., International, 13-16 Dec. 1 Page(s): 599 -602

[Abstract] [PDF Full-Text (336 KB)] **IEEE CNF**

6 A 5 V-only 16 Mb flash memory with sector-erase mode

Jinbo, T.; Nakata, H.; Hashimoto, K.; Watanabe, T.; Ninomiya, K.; Urai, T.; Koi Sato, T.; Kodama, N.; Oyama, K.-I.; Okazawa, T.;

Solid-State Circuits Conference, 1992. Digest of Technical Papers. 39th ISSCC, IEEE International , 19-21 Feb. 1992

Page(s): 154 -155, 271

[Abstract] [PDF Full-Text (248 KB)] **IEEE CNF**

7 1.5 V operation sector-erasable flash memory with BIpolar Transisto Selected (BITS) P-channel cells

Ohnakado, T.; Ajika, N.; Hayashi, H.; Takada, H.; Kobayashi, K.; Suqahara, K., Satoh, S.; Miyoshi, H.;

VLSI Technology, 1998. Digest of Technical Papers. 1998 Symposium on , 9-11 1998

Page(s): 14 -15

[Abstract] [PDF Full-Text (192 KB)] IEEE CNF

8 A 5-V-only 16-Mb flash memory with sector erase mode

Jinbo, T.; Nakata, H.; Hashimoto, K.; Watanabe, T.; Ninomiya, K.; Urai, T.; Koi Sato, T.; Kodama, N.; Oyama, K.; Okazawa, T.;

Solid-State Circuits, IEEE Journal of , Volume: 27 Issue: 11 , Nov. 1992

Page(s): 1547 -1554

[Abstract] [PDF Full-Text (700 KB)] IEEE JNL

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2003 IEEE — All rights reserved